Average salary: $190,000 /yearly
More statsGet new jobs by email
- ...FPGA projects, from RTL through synthesis. • RTL design: Fluent Verilog / SystemVerilog: microarchitecture, datapaths, FSMs, pipelines, FIFOs, clock-domain crossings, and clock gating. • Synthesis and PPA: Hands-on logic synthesis with timing constraints. You read timing and...SuggestedContract workPart timeFor contractorsFreelanceRemote job